



ΠΑΝΕΠΙΣΤΗΜΙΟ ΔΥΤΙΚΗΣ ΑΤΤΙΚΗΣ


Σχολή Μηχανικών

Τμήμα Μηχανικών Βιομηχανικής Σχεδίασης και Παραγωγής

Βιομηχανικοί Αυτοματισμοί - PLC

Θεοχάρης Ευστάθιος

ΔΙΕΡΓΑΣΙΑ



ΕΠΙΣΚΟΠΗΣΗ



HMI



CONTROLLER



I/O

ETHERNET


PROFIBUS, MODBUS, CANBUS

AS-I

PLC - ΚΑΤΗΓΟΡΙΕΣ ΚΑΡΤΩΝ

PS 25W 24VD...
 CPU
 DI 32x24VDC...
 DQ 32x24VDC...
 AI 8xUI/RTD/I...
 AQ 8xUI/HS_1
 CM PtP RS422...
 TM Count 2x2...

Rail_0






PLC - ΚΑΤΗΓΟΡΙΕΣ ΚΑΡΤΩΝ

- ❑ **RACK** : Ράγα στήριξης
- ❑ **PS** (Power Supply) : Τροφοδοτικό
- ❑ **CPU** : Κεντρική Μονάδα (επεξεργαστής)
- ❑ **SM** (Signal Module) : Κάρτα Σημάτων
 - ❑ Εισόδων : Ψηφιακών, Αναλογικών
 - ❑ Εξόδων : Ψηφιακών, Αναλογικών
- ❑ **CM** (ή **CP**) : Κάρτα Επικοινωνίας
- ❑ **TM** (ή **FM**) : Κάρτα για PID, Positioning, CAM, Counting, κλπ

ΤΡΟΦΟΔΟΤΙΚΟ

Wiring schematic of the PS 305; 2 A




Wiring Schematic of the PS 305 Power Supply Module (2 A)

CPU




DI – ΨΗΦΙΑΚΟΙ ΕΙΣΟΔΟΙ

Terminal assignment and block diagram of the SM 321; DI 32 × 24 VDC




DO – ΨΗΦΙΑΚΕΣ ΕΞΟΔΟΙ

Module View and Block Diagram of the SM 322; DO 32 × 24 VDC/ 0.5 A




ΑΙ – ΑΝΑΛΟΓΙΚΕΣ ΕΙΣΟΔΟΙ

Terminal connection diagram and block diagram of the SM 331; AI 8 × 12 bits




ΑΟ – ΑΝΑΛΟΓΙΚΕΣ ΕΞΟΔΟΙ

Terminal connection and block diagram of analog output module SM 332;
AO 8 × 12 bits






ΚΥΚΛΙΚΗ ΕΠΕΞΕΡΓΑΣΙΑ (ΚΥΚΛΟΣ ΠΡΟΓΡΑΜΜΑΤΟΣ P L C)



ΜΠΛΟΚ ΠΡΟΓΡΑΜΜΑΤΟΣ



PLC MEMORIES

LOAD MEMORY	WORK MEMORY	RETAIN MEMORY
RAM EPROM EEPROM	RAM	EEPROM

RAM



EPROM



EEPROM




ΛΟΓΙΚΗ ΕΝΤΟΛΗ : OR

ΛΟΓΙΚΟΣ ΠΙΝΑΚΑΣ		
I1.2	I2.2	Q2.3
0	0	0
0	1	1
1	0	1
1	1	1

LAD



FBD



STL


```

O      I      1.2
O      I      2.2
=      Q      2.3
  
```


ΛΟΓΙΚΗ ΕΝΤΟΛΗ : AND

ΛΟΓΙΚΟΣ ΠΙΝΑΚΑΣ		
I1.2	I2.2	Q2.3
0	0	0
0	1	0
1	0	0
1	1	1

LAD



FBD



STL


```

A      I      1.2
A      I      2.2
=      Q      2.3
  
```



ΛΟΓΙΚΗ ΕΝΤΟΛΗ : XOR (Exclusive OR)

ΛΟΓΙΚΟΣ ΠΙΝΑΚΑΣ		
I1.2	I2.2	Q2.3
0	0	0
0	1	1
1	0	1
1	1	0


LAD



FBD



STL




ΛΟΓΙΚΗ ΕΝΤΟΛΗ : NOT


ΛΟΓΙΚΟΣ ΠΙΝΑΚΑΣ

I2.2	Q2.3
1	0
0	1

LAD



FBD



STL


```

AN      I      2.2
=       Q      2.3


A       I      2.2
NOT    =       Q      2.3
  
```

ΛΟΓΙΚΗ ΕΝΤΟΛΗ : = (Assignment)

LAD






FBD




STL

A	I	1.2
A	I	2.2
=	Q	2.3

ΛΟΓΙΚΗ ΕΝΤΟΛΗ : SET/RESET



ΛΟΓΙΚΗ ΕΝΤΟΛΗ : RESET/SET





ΠΑΝΕΠΙΣΤΗΜΙΟ ΔΥΤΙΚΗΣ ΑΤΤΙΚΗΣ

Σχολή Μηχανικών

Τμήμα Μηχανικών Βιομηχανικής Σχεδίασης και Παραγωγής

ΠΑΡΑΔΕΙΓΜΑ

A I2.2
= Q6.2

A Q6.2
= Q6.4

A I4.4
= Q6.2

I2.2	I4.4	Q6.2	Q6.4
0	0		
0	1		
1	0		
1	1		



ΠΑΝΕΠΙΣΤΗΜΙΟ ΔΥΤΙΚΗΣ ΑΤΤΙΚΗΣ

Σχολή Μηχανικών

Τμήμα Μηχανικών Βιομηχανικής Σχεδίασης και Παραγωγής

ΠΑΡΑΔΕΙΓΜΑ

NETWORK 1		NETWORK 2	
A	I1	AN	I3
A	M4.2	A	I4
=	M1.1	=	M1.3
A	I2	A	I1
AN	I3	A	I4
=	M1.2	=	M1.4
A	M1.1	AN	M1.3
ON	M1.2	O	M1.4
=	Q1.1	=	M4.2

		I1-I2	I1-I2	I1-I2	I1-I2
	a/a	00	01	10	11
I3-I4	00				
I3-I4	01				
I3-I4	10				
I3-I4	11				

Q1.1=;



ΠΑΝΕΠΙΣΤΗΜΙΟ ΔΥΤΙΚΗΣ ΑΤΤΙΚΗΣ

Σχολή Μηχανικών

Τμήμα Μηχανικών Βιομηχανικής Σχεδίασης και Παραγωγής

ΠΑΡΑΔΕΙΓΜΑ

NETWORK 1

AN	I1
A	M4.2
=	M1.1
AN	I2
A	I3
=	M1.2
AN	M1.1
O	M1.2
=	Q1.1


NETWORK 2

AN	I3
A	I4
=	M1.3
AN	I1
A	I4
=	M1.4
A	M1.3
ON	M1.4
=	M4.2


		I1-I2	I1-I2	I1-I2	I1-I2
	a/a	00	01	10	11
I3-I4	00				
I3-I4	01				
I3-I4	10				
I3-I4	11				

Q1.1=;


ΠΑΡΑΔΕΙΓΜΑ



Network 2: Title:



A	I2.2
AN	M4.4
=	Q6.2
A	I2.2
=	M4.4







Μεγέθη Δεδομένων

Address	BYTE							
	.7	.6	.5	.4	.3	.2	.1	.0
0	bit	bit	bit	bit	bit	bit	bit	bit
1	BYTE							
2	WORD							
3								
4	DOUBLE WORD							
5								
6								
7								
:								

INTEGER – 16Bits




BCD – 16Bits




Αν το 13^ο έως 16^ο Bit είναι 1 τότε ο αριθμός είναι ΑΡΝΗΤΙΚΟΣ

DOUBLE INTEGER – 32 Bits




DOUBLE BCD – 32 Bits




Αν το 29^ο έως 32^ο Bit είναι 1 τότε ο αριθμός είναι ΑΡΝΗΤΙΚΟΣ

REAL




BIT πρόσημου: 2^{31} Bit
EXPONENT: 2^{30} Bit έως 2^{23} Bit
MANTISSA : 2^{22} Bit έως 2^0 Bit


ΦΟΡΤΩΣΗ ΚΑΙ ΜΕΤΑΦΟΡΑ



ΦΟΡΤΩΣΗ ΚΑΙ ΜΕΤΑΦΟΡΑ




TIMERS




TIMERS

LAD




FBD



STL

```

A      I      2.3
L      S5T#6S
SE     T      4
A      I      2.4
R      T      4
NOP    0
NOP    0
A      T      4
=      Q      4.6
    
```




TIMERS

LAD

FBD



STL

ΕΝΕΡΓΟΠΟΙΗΣΗ




A	I	2.3
L	S5T#6S	
SE	T	4

ΜΗΔΕΝΙΣΜΟΣ



A	I	2.4
R	T	4

ΕΡΩΤΗΣΗ



A	T	4
=	Q	4.6